Delay and peak power minimization for on-chip buses using temporal redundancy