Publications

Export 3 results:
Sort by: Author Keyword Title Type [ Year (Desc)]
Filters: Author is V. Kamakoti  [Clear All Filters]
2006
Najeeb K, Gupta V, Kamakoti V, Mutyam M. Delay and peak power minimization for on-chip buses using temporal redundancy. 16th ACM Great Lakes Symposium on VLSI. 2006:119-122.
Najeeb K, Gupta V, Kamakoti V, Mutyam M. Temporal Redundancy Based Encoding Technique for Peak Power and Delay Reduction of On-Chip Buses. J. Low Power Electronics. 2006;2:425-436.
2004
Subrahmanya P, Manimegalai R, Kamakoti V, Mutyam M. A Bus Encoding Technique for Power and Cross-talk Minimization. 17th IEEE International Conference on VLSI Design (VLSI Design 2004). 2004:443-448.